I. INTRODUCTION
T O INCREASE the drive currents in scaled MOSFETs, alternatives to Si technology are considered. A vertical MOSFET based on InAs nanowires (NWs) is one example of a promising extension, or add-on, to the Si CMOS platform. InAs has high electron mobility, high saturation velocity, and low contact resistance [1] . The NW geometry also offers electrostatic advantages using a wrap-around gate, providing better control of the channel potential. Good dc performance of vertical InAs NW transistors based on arrays of NWs with 50-nm gate length has been demonstrated [2] , with g m = 0.5 S/mm and a subthreshold slope of 90 mV/decade. We have also recently investigated the radio-frequency (RF) performance of similar InAs NW FETs [3] . Here, we present data of the dc and 1/f characteristics for FETs based on individual vertical InAs NWs. Up to now, several papers of FETs based on individual lateral NWs have been published [4] , [5] , but there are only a few in the vertical geometry.
In recent years, much effort has been put into characterization of low-frequency noise (LFN) of MOSFETs as the noise spectral density tends to increase linearly with the scaling factor [6] , making it a major concern for analog and RF applications. Ultrascaled devices suffer from not only high noise levels but also large disparity between devices processed in parallel [6] , [7] . In MOS structures, flicker noise, also known as 1/f noise, has been shown to dominate the noise at low frequencies. Flicker noise stems from trapping and detrapping events related to the channel, the oxide, and the interface. This letter presents, to the best of our knowledge, the first 1/fnoise characterization of a III-V MOSFET, including high-κ integration in a nonplanar geometry. It is demonstrated that similar noise performance can be achieved as in advanced Si device architectures. Compared to previous LFN studies of InAs NW FETs [8] , our letter incorporate wires with high-κ dielectric. This letter also differs as the wires have shorter gate length and include characterization of the subthreshold regime.
II. DEVICE FABRICATION
The NW FETs are fabricated from epitaxially grown InAs NWs with a diameter of 40 nm, grown on an 111 -B InAs substrate [2] , [9] . The wires are Sn doped with a molar fraction of 3.49 × 10 −8 . The source-to-gate spacer layer consists of evaporated SiO x . During evaporation, the sample is rotated, and the wires are slightly tilted to the material source to avoid shadowing of the base. The buildup of small quantities of porous SiO x on the side facets of the wires is removed in a following wet-etch step, leaving the profile shown in the schematic cross section of the device in Fig. 1(a) . A dielectric film (HfO 2 ) is deposited both before and after the SiO x , utilizing atomic 0741-3106/$26.00 © 2010 IEEE layer deposition, for a total thickness of 7 nm. The Ni gate is evaporated in a similar fashion as the SiO 2 , and the gate length is set by the thickness of the evaporated film. When spin coating the sample to fabricate the gate-to-drain separation layer, the film gets thicker around the wires. The final thickness of the polymer is set by a following dry-etch procedure with a typical variation in the range of 100-200 nm, making the structure more or less asymmetrical. We present here data for a gate length of 35 nm.
III. MEASUREMENTS
DC characteristics for one device are shown in Fig. 1(b) . The maximum ON current at V ds = 0.5 V reaches 0.1 A/mm (where the width is set as the NW circumference) for V g = 0.5 V. For three different individual NW FETs, values for the threshold voltage (V T ) were determined to be between −0.1 and 0.0 V for V ds = 0.5 V. At the same bias, the subthreshold slopes, averaged over two decades, are 149, 119, and 121 mV/decade. The maximum transconductances for each wire were 157, 257, and 67 mS/mm, respectively.
The LFN measurement setup consisted of a Stanford SR830 lock-in amplifier measuring the noise current spectrum from the source terminal of the NW FET. To increase the sensitivity, the source current was preamplified through a Stanford SR570 low-noise amplifier. The measurements were performed in the range of 10 Hz-100 kHz at room temperature. The drain-source voltage was set to 50 mV in the presented data, but we also conducted measurements with various V ds 's even though without observing any significant differences.
IV. RESULTS AND DISCUSSION
In comparison to previously published data [2] , [9] , we note a larger subthreshold slope in these devices (120 mV/decade) as compared to 80 mV/decade. This can mainly be attributed to not only insufficient scaling of the wire diameter for this gate length but also a high D it . The threshold shift seen at high bias voltage is caused by a combination of impact ionization and band-to-band tunneling due to the narrow bandgap of InAs, and band bending related to the comparably wide wire diameter [10] . While there is room for optimization of the structure, this letter is one of the first on the properties of high κ on nonplanar III/V structures [11] . LFN was measured for single NW FETs, and the normalized current noise spectral density (CNSD), S I /I 2 ds , for three different FETs is shown in Fig. 2(a) at V gs = 0.4 V. We note a 1/f γ dependence, with the frequency exponent γ being equal to 1.05, 0.99, and 1.03 for NWs 1, 2, and 3, respectively. The exponent being close to unity indicates an even distribution of slow and fast traps [12] . The 1/f behavior was unchanged for V gs smaller than 0.4 V, even in the subthreshold region (V gs = −0.2 V), with γ being kept close to unity. This indicates that several traps are involved in the noise process. We also note that the noise-level uniformity is fairly good with a variation, averaged over frequency, within a factor of five. Other studies on advanced structures with comparable gate length, although including more measured devices, show up to five orders of magnitude in variation [7] . As a reference, we also measured the LFN for devices with varying number of NWs (7) (8) (9) (10) (11) (12) (13) (14) (15) (16) (17) (18) (19) , where we observed the CNSD level to decrease slightly as the number of wires was increased.
In Fig. 2(b) , the CNSD for NWs 1 and 2 is plotted versus the drain current at a constant frequency of 10 Hz. It can be seen that the CNSD has strong dependence on the square of the normalized transconductance (g 2 m /I 2 ds ), which is in line with the number fluctuation theory, pointing toward domination of trapping/detrapping events at the InAs/HfO 2 interface [12] . The CNSD reaches down to 7.3 × 10 −7 Hz −1 at a drain current of 1.2 μA. As a comparison, a study of LFN in Si NWs, with a 55-nm gate length and SiO 2 gate oxide, shows a normalized CNSD at 10 Hz (above threshold and at roughly 6 μA) on the order of 1 × 10 −7 Hz −1 [7] . A more recent study of similar Si NWs shows values of about 5 × 10 −10 Hz −1 for L g = 350 nm at 10 Hz and 1 μA [13] . From an LFN temperature study of lateral InAs NWs with SiO 2 gate oxide (back-gated) and 2-μm gate length, we extrapolated the minimum normalized CNSD at 10 Hz (data taken at 250 K) to be about 1 × 10 −7 Hz −1 [8] . Another study of an AlSb/InAs HEMT shows, for L g = 100 nm, a minimum of 3 × 10 −10 Hz −1 , a value that was extrapolated by us at 10 Hz [14] . While our device is not matching the planar heterostructure FET in noise level, our InAs NW MOSFETs have similar noise level as that of advanced Si transistors with comparable gate length or long-gated InAs NW FETs. For optimized and integrated devices, each transistor will likely consist of several parallel wires to ensure sufficient drive current, and a similar noise behavior in a lateral and a vertical geometry may be expected.
Neither number nor mobility fluctuations perfectly describe the noise over the entire bias range [12] . Mobility fluctuations or correlated mobility-number fluctuations may, however, be considered at high gate overdrive voltages. Using the measured data above threshold, Hooge's parameter (α H ) can be determined. Hooge's parameter depends on material and crystal quality and is a good measure to evaluate the properties of advanced structures and exotic materials [6] . The parameter is found from
Here, N is the total number of charge carriers in the channel, C g is the gate capacitance per unit length, L g is the gate length, e is the electronic charge, r is the NW radius, t ox is the gateoxide thickness, ε 0 is the permittivity of vacuum, and ε r is the relative permittivity of HfO 2 . Using (1)-(3) and inserting the values for devices 1 and 2 in Fig. 2(b) (for V gs = 0.2 and 0.4 V at 10 Hz), Hooge's parameter is determined to be 4.2 × 10 −3 . This can be compared with the minimum obtained room-temperature value for the study of a lateral InAs NW FET device [8] , corresponding to 8.4 × 10 −3 . This indicates that the addition of a high-κ oxide on an InAs surface does not seriously degrade the LFN performance. 
V. CONCLUSION
We have reported the dc characteristics and LFN of vertical InAs NW MOSFETs with HfO 2 high-κ oxide based on individual NWs. It can be determined that the 1/f noise at low current levels is caused by number fluctuations due to trapping and detrapping events at the gate-oxide interface. The exponent of the 1/f curve being close to unity suggests an even distribution between slow and fast traps. There is also a relatively small deviation between samples. Comparing our values to that of other studies of advanced structures and/or materials, the noise level presented is in the same order. Evaluating Hooge's parameter, which accounts for the quality in the channel material and gate length, we deduce a value of 4.2 × 10 −3 .
